Docket No: POU920000066US1

A FIXED POINT UNIT PIPELINE ALLOWING PARTIAL INSTRUCTION EXECUTION DURING THE INSTRUCTION DISPATCH CYCLE

APPLICATION FOR UNITED STATES LETTERS PATENT

Express Mail Label No: EK830786211US

Date of Deposit: April 11, 2001

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee Service under 37 CFR 1.10 on the date indicated above and is addressed to Box Patent Application, Commissioner of Patents and Trademarks, Washington, D. C. 20231.

Susan L. Nelson Justan

INTERNATIONAL BUSINESS MACHINES CORPORATION

Title: A Fixed Point Unit Pipeline allowing partial instruction execution during the instruction dispatch cycle

FIELD OF THE INVENTION:

This invention relates to computers, and particularly to a method 5 for allowing a partial instruction to be executed in a fixed point unit pipeline during the instruction dispatch cycle.

Trademarks: S/390 and IBM are registered trademarks of International Business Machines Corporation, Armonk, New York, U.S.A.. Other names may be registered trademarks or product names 10 of International Business Machines Corporation or other companies.

4Ö

Background:
The invention relates to computers and representative of the computers which can implement the invention has been the IBM

15 S/390 system, but it could be another system. Such a system would have a Fixed Point Unit for the computer, or FXU, which acts as the integer execution unit of the Central Processor (CP) unit of the computer system, be it an IBM S/390 system, or that of other systems. The Fixed Point Unit (FXU) contains an Arithmetic and

- 20 Logical Unit (ALU) which is capable of performing arithmetic functions such as binary addition, subtraction, as well as logical operations such as logical and, logical or, and logical exclusive or. These logical operations are bit maskable which means that a mask is used to select which bits of the operands
- 25 participate in the logical operation. The unselected bits of the result are left unchanged. This mask is either explicitly specified in the instruction text as the location of the beginning and ending bit positions of a contiguous mask or the

instruction may implicitly require a mask. The mask is also used for a variety of other instructions including shift operations and stores. The execution of the logical operation is serially gated by the construction of the mask. We found that it was not 5 possible to reduce the processor cycle time without increasing the number of cycles required to perform the bit maskable operations until we discovered our improved method described below.

Summary of the Invention:

Steel Hall Hell

In accordance with our invention, a method for allowing a 10 partial instruction to be executed in a fixed point unit pipeline during the instruction dispatch cycle creates a mask used to select which bits of the operands participate in a future logical operation of the fixed point unit back a cycle to the instruction dispatch stage of the fixed point unit. In such a case, for an S/390 System improvement, the mask is determined and created two cycles ahead of execution, or two cycles before the mask is actually used. Also, in the method used for moving the mask generation back by one cycle, mask generation overlaps the 20 dispatch stage in the I-unit, and we define thus a new handshake between the I-unit and E-unit of the fixed point unit of the central processor unit of the computer system.

These and other improvements are set forth in the following detailed description. For a better understanding of the invention 25 with advantages and features, refer to the description and to the drawings.

Description of the Drawings:

FIGURE 1 illustrates the Fixed Point Unit data flow and timing unit flow for the mask generator.

FIGURE 2 illustrates the control setting selection process that occurs in the e-1 (em1) stage for the mask generation and the 5 register file read address.

Our detailed description explains the preferred embodiments of our invention, together with advantages and features, by way of example with reference to the drawings.

Detailed Description of the Invention:

- 10 It will be seen from Figure 1 which illustrates our preferred embodiment the integer execution unit of the central processor unit (here the Fixed Point Unit -FXU which we provide in our preferred embodiment) has a control and data pipeline. The control pipeline is divided into four stages for instruction 15 execution. These four stages shown in Figure 1 are an e-1 (em1) stage and e0 stage, and e1 stage and a putaway (pa) stage. The dataflow comprises a register array 30, an input register 40, the dataflow comprises a register array 30. dataflow comprises a register array 30, an input register 40, the arithmetic logic unit (ALU) 20, input register multiplexers 60 for muxing the different values of the operands into the working 20 registers, mask generation logic 70 for generating the operand masks, and the write register 50. These stages are connected in an ordered manner such that the processing of instructions occurs in the dataflow pipeline which receives the data and control input and performs integer instruction execution.
 - 25 During the em1 stage an instruction is presented to the control stack of the integer execution unit fixed point unit FXU. This instruction is not validated during this stage. At this stage is

Harrie Waller

ļ:.h

output is used to update architectural information.

į. į.i.

execution should complete. During the e0 stage, the register file is accessed to acquire the operands required for computation. During the e0 state the fixed point unit FXU is informed that the 5 instruction that was presented to the em1 stage was indeed valid and requires computation. During the e1 stage the ALU 20 is used to perform the required computation. The ALU is capable of performing arithmetic functions such as binary addition,

not determined if the instruction is an instruction whose

subtraction, as well as logical operations such as Logical AND, 10 Logical OR and Logical exclusive or (XOR). These logical operations are bit maskable. A mask is used to select which bits of the operands participate in the logical operation in a bit maskable logical operation. The unselected bits of the result are left unchanged in this operation. This mask is either explicitly specified in the instruction text as the location of the beginning and ending bits positions of a contiguous mask of the instruction may implicitly require a mask. The resultant data is outputted from the pipeline along with controls on the put away

(pa) cycle through the write register 50. The control and data

It will be noted that in our operations, the control pipeline for FXU instructions is divided up into three pipeline stages, the EO, the E1, and the PA stages. The EO is the stage when the instruction is being decoded to determine what instruction it is 25 in order to setup the controls to the ALU. During this cycle the operands are read and loaded into the FXU input registers. The E1 stage is the first cycle of execution where the input operands feed the ALU and the result is put into the result register. The final stage is the PA cycle where the contents of the result 30 register are sent to the architected General Purpose Register

file, GPR. These three pipeline stages can work independently so that they can contain three different instructions in various states of execution.

In addition to the three pipeline stages we provide what we call 5 an e-1 (em1) "stage" which overlaps with the I-unit dispatch stage and this e-1 stage sets the controls for the mask generation and for the general purpose registers (gprs) read In the handshaking, this arrangement allows the addresses. commencement of execution even though it has not been finally 10 determined that the instruction is one whose execution should complete. It might be kept, thrown away or otherwise handled at this "stage". During e0 stage we receive confirmation that what was sent in the previous cycle contains valid information for an instruction whose execution should completed.

Thus, in order to allow the processor cycle time to be reduced, the mask generation process was divided into two processes and partitioned among two pipeline stages. A new FXU pipeline stage was created to accommodate the first part of the mask generate process. This stage is called the E-1 stage and it 120 is inserted before the E0 stage. The addition of this pipeline stage did not increase the depth of the FXU pipeline. This E-1 stage overlaps with the last stage or dispatch stage of the Instruction Decode and Dispatch Unit, I-Unit. During the E-1 stage this instruction is physically in transit from the I-Unit 25 to the FXU. The instruction text is then examined by the first mask generation process to see if the mask starting and ending bit position are explicitly defined in the instruction text. If not, the instruction is decoded to calculate the implied mask starting and ending bit position. This mask information is 30 latched into registers at the end of the E-1 stage. It will then

, M ai. 115

Harry H. H. H. H.

Harry St. H. anditr.

11

i.i.

be used by the following EO stage on the next cycle. In the EO stage, the entire 64 bit mask is created using the mask start and end bit positions. This 64 bit mask is latched in a register at the end of the E0 stage. It will then be used by the ALU in the 5 E1 stage.

As Figure 1. shows a timing flow of the mask gen (generating) logic, while Figure 2 shows a more detailed description of the mask generator logic, these Figures show how during the E-1 stage (em1 stage), the mask will be defined by 10 setting the mask_start, mask_end, comp_mask and spec_mask signals.

In order to minimize the processor cycle time all of the dataflow controls (100) originate at the beginning of a cycle, at the e) cycle, as from latches. To accomplish this control signals are 115 formed in the cycle before they are required (e.g. during em1) to be sent to the dataflow. In the case of the Register Array read address the control inputs to the mask generation process, this new virtual em1 stage incorporates the register read address selection 80 and the mask selection 90 processes which are a 120 function of the instruction text of a potential incoming instruction.

Since there is not signal to confirm that the em1 stage contains a valid instruction, control speculation is used. At any instance in time the control signals feeding the dataflow (control for the 25 mask and array read addresses in this case) are selected from among:

em1 controls (200) which are set during the em1 stage; the e0 stage controls (210);

Harry Harry

Ţij.

ļ.

Į.i.

execution control (220) for the e1 cycle until the cycle before endop (end of operation); and

the hold control (230) where control lines are kept the same. The e-1 (em1) control 200 is selected when no other control 5 stages are selected. The speculative control selection for em1 control complicates the control equations for other control signals since there can be no other "don't care" possibilities left available for logic reduction. As a result meeting the timing or frequency requirements for the em1 control is complex

10 because it depends on the output of other units, but it is achievable.

Simplified equations that handles the speculative handshaking between I-Unit and FXU are:

Equations for the first level of muxing that handles part of the I-unit to E-unit handshaking of instructions.

```
more than the state of the stat
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     nexti sel <=
```

11

ij

((valid e0 set1 or valid e0 set2) and (not iu eu data blocked) and (not iu eu excpt pend)) or (not iu eu nexti ready);

nexti_hld <= (not nexti sel)</pre>

where

20 valid_e0_set1:

fxu rdy 4 any and fpu rdy 4 any.

valid e0 set2 :

fxu rdy 4 any and ovrlp ex set and fpu rdy 4 ovlp.

fxu rdy 4 any:

FXU is ready to accept new instruction into E0 stage from the I-unit.

fpu rdy 4 any:

FPU (Floating Point Unit) is ready to accept new instruction into E0 stage

from the I-unit.

25 ovrlp_ex_set:

30

An I-Unit input indicating that I-unit is issuing an FPU instruction that can

be overlapped with other FPU instructions already in FPY pipe.

fpu rdy 4 ovlp:

FPU is busy but can accept a new instruction that can be overlapped with

the current executing FPU instrcuctions.

iu eu data blocked: Data requested from cache is not ready yet. This signal is active in the

E1-cycle of an instruction and caused a freeze of the FXU/FPU pipes.

iu eu excpt pend:

There is a possible exception associated with an instruction. This signal is

active in the E1-cycle of an instruction and caused a freeze of the

FXU/FPU pipes.

The confirmation for an E-1 instruction occurs a cycle later in E0 stage when signal **nexti_sel** is set. As long as there is no confirmation of a valid E-1 instruction, the EU keeps ingating a new instruction from the I-unit. As mentioned earlier, the mask generation and GPR read addresses for FXU instructions are selected from among em1 controls (200), e0 controls (210), execution controls (220) and hold controls (230). Therefore, there exist another level of muxing (other than nexti_sel, nexti_hld) that sets the mask and GPR read addresses.

The controls of 2nd level of muxing is less timing critical than the first level since most of the signals involved are instruction and FXU dependent. To make cycle time, the two muxes are combined together, but the em1 controls (200) is divided as follows:

```
10 sel_em1_next: reg_sel_em1_part and nexti_sel sel em1 hold: reg_sel_em1_part and nexti_hld
```

Where $reg_sel_eml_part$ is the default selection for when e0 controls, execution controls and hold controls are all clear. All control lines are verified to be orthogonal at any time. The final equation can be set as:

```
15 new_mask_value <=
(e0 mask value
                             when
                                      e0 control are set
                                                            ) or
                                                                          (210)
(ex mask value
                             when
                                      execution controls are set ) or
                                                                          (220)
414
            (old mask value when
                                      hold signals are are set ) or
                                                                          (230)
IJ
            (new em1 mask when
                                      sel em1 next is set
                                                                          (200, new value)
                                                            ) or
20
            (em1 mask hld
                                      sel em1 hld is set
                                                                          (200, held value)
                              when
                                                            );
```

The creation of the E-1 pipeline stage also provides cycle time relief of the E0 stage by allowing an extra cycle to decode 25 the instruction and form the GPR read addresses which need to be launched directly from latches at the beginning of the E0 cycle.

The E-1 stage of the mask generator logic overlaps with the I-unit instruction unit as well as with the execution cycles of older (earlier in the pipeline) instructions. It will be noted that the E-1 pipeline stage is implemented as a speculated pipeline stage. The validity of the E-1 stage is not known until the stage following, the EO stage. This minimizes the impact to

nii ali

j.

the I-Unit. If an EO stage first becomes valid, it is implied that the E-1 stage was valid on the cycle before. This speculative handshaking allows the E-1 stage to be created with no impact to the last stage of the I-Unit, i.e. no additional 5 logic is needed and cycle time is not jeopardized. Also, the E-1 stage of an instruction overlaps with the execution stages of previous instructions.

With this process, we can now implement in a computer system having an integer execution unit of the Central Processor (CP) 10 which contains an Arithmetic and Logical Unit (ALU) which is capable of performing arithmetic functions including binary addition, subtraction, and logical operations such as logical and, logical or, and logical exclusive or. The logical operations are bit maskable to select which bits of the operands participate in the logical operation. With this system we proceed with the method for allowing a partial instruction to be executing during the instruction dispatch cycle of the computer system. This method makes use of the FXU pipeline stage created to accommodate the first part of the mask generate process. This E-1 stage is inserted before the EO stage. The addition of this pipeline stage did not increase the depth of the FXU pipeline. This E-1 stage overlaps with the last stage or dispatch stage of the Instruction Decode and Dispatch Unit, I-Unit.

The method proceeds by dividing a timing critical function 25 (e.g. a mask generation process or read addresses for the GPRs) used for execution of an instruction into first and second partitioned processes partitioned among a first and a second pipeline stage of a single pipeline.

The first partitioned process has a predetermination cycle 30 (em1) which initiates two cycles before a first cycle of

ij

15 mg mg pro 12 H mg mg 12 H mg 12 H

1

execution of said instruction when the input operands feed the ALU and the result is put into a result register and which initiates the timing critical function for execution of an instruction to be executed.

- The second partitioned process has a first cycle (e0) and a second cycle (e1) and a third cycle (PA) and the first cycle (e0) is initiated when an instruction is being decoded to determine what instruction it is in order to setup the controls to the computer system ALU and the second partitioned process is used 10 for reading and loading operands into the computer system's FXU input registers which cycle determines whether the timing critical function of said predetermined cycle is valid for an instruction to be executed, and the second cycle (e1) performs
 the first cycle of execution of said instruction where the input
 operands feed the ALU and the result is put into a result
 register, and during the third cycle (PA) the contents of the
 result register are sent to the architected General Purpose
 Register file (GPR).

 In the process allowing a partial instruction to be executing
 during the instruction dispatch cycle of the computer system, the instruction to be executed, and the second cycle (e1) performs
 - three pipeline cycles of the second partitioned process said pipeline stages work independently so that they contain three different instructions in various states of execution. The first partitioned process overlaps with the I-unit instruction pipeline 25 as well as with the execution cycles of earlier in the pipeline instructions.

While the preferred embodiment to the invention has been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and 30 enhancements which fall within the scope of the claims which

5

į.

follow. These claims should be construed to maintain the proper protection for the invention first described.